mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-02 22:48:25 +02:00
Add custom cell custom port order code. Update setup/hold to use it.
This commit is contained in:
@@ -48,7 +48,7 @@ class setup_hold():
|
||||
|
||||
# instantiate the master-slave d-flip-flop
|
||||
self.sf.write("\n* Instantiation of the Master-Slave D-flip-flop\n")
|
||||
self.stim.inst_model(pins=self.dff.get_ordered_inputs(self.dff.pins),
|
||||
self.stim.inst_model(pins=self.dff.get_original_pin_names(),
|
||||
model_name=self.dff.cell_name)
|
||||
|
||||
self.write_data(mode=mode,
|
||||
|
||||
Reference in New Issue
Block a user