luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

corrected the pin mapping

This commit is contained in:
hadirkhan10 2023-01-23 17:57:11 -08:00 committed by SWalker
parent de7a248ff0
commit b9fd172e44
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
technology/gf180mcu/tech/tech.py
View File

@ -39,10 +39,10 @@ cell_properties.bitcell_1port.port_types = ["OUTPUT", "OUTPUT", "GROUND", "POWER
cell_properties.bitcell_1port.port_map = {'BL': 'BL', cell_properties.bitcell_1port.port_map = {'BL': 'BL',
'BR': 'BR', 'BR': 'BR',
'WL': 'WL', 'WL': 'WL',
'VDD': 'VPWR', 'VDD': 'VDD',
'pwell': 'VNB', 'pwell': 'pwell',
'nwell': 'VPB', 'nwell': 'nwell',
'GND': 'VGND'} 'GND': 'GND'}
cell_properties.bitcell_1port.wl_layer = "m3" cell_properties.bitcell_1port.wl_layer = "m3"
cell_properties.bitcell_1port.bl_layer = "m2" cell_properties.bitcell_1port.bl_layer = "m2"