luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity

Added initial code for determining the logical effort delay of the wordline.

Browse Source
This commit is contained in:
Hunter Nichols
2018-11-08 23:54:18 -08:00
parent 455ef7ef99
commit b8061d3a4e
16 changed files with 174 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
technology/freepdk45/tech/tech.py
+4
View File
@@ -328,6 +328,10 @@ spice["nand2_transition_prob"] = .1875 # Transition probability of 2-input na
spice["nand3_transition_prob"] = .1094 # Transition probability of 3-input nand.
spice["nor2_transition_prob"] = .1875 # Transition probability of 2-input nor.
#Logical Effort relative values for the Handmade cells
spice["dff_clk_cin"] = 30.6
parameter["6tcell_wl_cin"] = 3
###################################################
##END Spice Simulation Parameters
###################################################
technology/scn4m_subm/tech/tech.py
+5
View File
@@ -293,6 +293,11 @@ spice["inv_transition_prob"] = .5 # Transition probability of inverter.
spice["nand2_transition_prob"] = .1875 # Transition probability of 2-input nand.
spice["nand3_transition_prob"] = .1094 # Transition probability of 3-input nand.
spice["nor2_transition_prob"] = .1875 # Transition probability of 2-input nor.
#Logical Effort relative values for the Handmade cells
parameter["dff_clk_cin"] = 27.5
parameter["6tcell_wl_cin"] = 2
###################################################
##END Spice Simulation Parameters
###################################################