luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Removed level 0 debug statements for bitlines naming.

This commit is contained in:
Hunter Nichols 2021-06-09 12:53:31 -07:00
parent f25dcf1b63
commit b6b20c1f43
1 changed files with 0 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
compiler/characterizer/simulation.py
View File

@ -498,10 +498,6 @@ class simulation():
else:
self.br_name = br_name_port
debug.warning("Error occurred while determining bitline names. Can cause faults in simulation.")
debug.info(0, "bl name={}, br name={}".format(self.bl_name, self.br_name))
debug.info(0, "br_name_port[port_pos]={}".format(br_name_port[port_pos]))
debug.info(0, "mport ending={}".format(str(port) + "_" + str(column_addr)))
debug.info(0, "self.bitline_column={}".format(self.bitline_column))
else:
self.graph.get_all_paths('{}{}'.format("clk", port),
'{}{}_{}'.format(self.dout_name, port, self.probe_data))