luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 01:24:39 +02:00
Code Issues Packages Projects Releases Wiki Activity

fixed DRC datasheet error

Browse Source
This commit is contained in:
Jesse Cirimelli-Low
2019-02-22 06:46:28 -08:00
parent 1249dcc34d
commit b4f1d53a1b
2 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/datasheet/datasheet.py
+1 -1
View File
@@ -62,7 +62,7 @@ class datasheet():
self.html += '<p style="font-size: 26px;font-family: Trebuchet MS, Arial, Helvetica, sans-serif;">Timing Data</p>'
model = ''
if self.ANALYTICAL_MODEL:
model = "analytical model: results may not be percise"
model = "analytical model: results may not be precise"
else:
model = "spice characterizer"
# display timing data
compiler/datasheet/datasheet_gen.py
+4 -4
View File
@@ -105,16 +105,16 @@ def parse_characterizer_csv(f, pages):
DATETIME = row[col]
col += 1
ANALYTICAL_MODEL = row[col]
col += 1
DRC = row[col]
col += 1
LVS = row[col]
col += 1
ANALYTICAL_MODEL = row[col]
col += 1
AREA = row[col]
col += 1