luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-01 10:39:35 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fixed issue with wire resistance in total resistance equations for cacti. Fixed issue with sense amp resistance values.

Browse Source
This commit is contained in:
Hunter Nichols
2021-08-04 16:10:27 -07:00
parent 134bf573ec
commit b3500982ca
2 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/base/hierarchy_spice.py
+1 -1
View File
@@ -429,7 +429,7 @@ class spice():
c_wire = self.module_wire_c()
r_wire = self.module_wire_r()
# Calculate tau with provided output load then calc delay
tf = rd*(c_intrinsic+c_load+c_wire)+r_wire*(c_load+c_load/2)
tf = rd*(c_intrinsic+c_load+c_wire)+r_wire*(c_load+c_wire/2)
this_delay = self.horowitz(inrisetime, tf, 0.5, 0.5, True)
inrisetime = this_delay / (1.0 - 0.5)
return delay_data(this_delay, inrisetime)