luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Re-add simplified power pins on edges

This commit is contained in:
Matt Guthaus 2019-08-21 11:42:56 -07:00
parent b94af3e3fd
commit b0821a5a0e
1 changed files with 3 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
compiler/modules/write_mask_and_array.py
View File

@ -135,19 +135,9 @@ class write_mask_and_array(design.design):
width=wmask_out_pin.width(), width=wmask_out_pin.width(),
height=wmask_out_pin.height()) height=wmask_out_pin.height())
for n in ["vdd", "gnd"]: self.add_power_pin("gnd", vector(supply_pin.width()+i*self.wmask_en_len,0))
pin_list = self.and2_insts[i].get_pins(n) self.add_power_pin("vdd", vector(supply_pin.width()+i*self.wmask_en_len,self.height))
for pin in pin_list:
pin_pos = pin.lc()
# Add the M1->M2 stack
self.add_via_center(layers=("metal1", "via1", "metal2"),
offset=pin_pos)
# Add the M2->M3 stack
self.add_via_center(layers=("metal2", "via2", "metal3"),
offset=pin_pos)
self.add_layout_pin_rect_center(text=n,
layer="metal3",
offset=pin_pos)
def en_width(self, pin): def en_width(self, pin):