mirror of https://github.com/VLSIDA/OpenRAM.git
discrete dff tests working
This commit is contained in:
parent
a0eb9839ad
commit
afcb5174ac
|
|
@ -251,14 +251,16 @@ class stimuli():
|
|||
|
||||
def write_include(self, circuit):
|
||||
"""Writes include statements, inputs are lists of model files"""
|
||||
libraries = self.device_libraries
|
||||
|
||||
includes = self.device_models + [circuit]
|
||||
self.sf.write("* {} process corner\n".format(self.process))
|
||||
for item in list(libraries):
|
||||
if os.path.isfile(item[0]):
|
||||
self.sf.write(".lib \"{0}\" {1}\n".format(item[0], item[1]))
|
||||
else:
|
||||
debug.error("Could not find spice library: {0}\nSet SPICE_MODEL_DIR to over-ride path.\n".format(item[0]))
|
||||
if OPTS.tech_name == "s8":
|
||||
libraries = self.device_libraries
|
||||
for item in list(libraries):
|
||||
if os.path.isfile(item[0]):
|
||||
self.sf.write(".lib \"{0}\" {1}\n".format(item[0], item[1]))
|
||||
else:
|
||||
debug.error("Could not find spice library: {0}\nSet SPICE_MODEL_DIR to over-ride path.\n".format(item[0]))
|
||||
|
||||
for item in list(includes):
|
||||
if os.path.isfile(item):
|
||||
|
|
|
|||
|
|
@ -109,7 +109,7 @@ class ptx(design.design):
|
|||
perimeter_sd = 2 * self.poly_width + 2 * self.tx_width
|
||||
|
||||
|
||||
if OPTS.tech_name == None:
|
||||
if OPTS.tech_name == "s8":
|
||||
print("here {0}".format(self.name))
|
||||
# s8 technology is in microns
|
||||
main_str = "M{{0}} {{1}} {0} m={1} w={2} l={3} ".format(spice[self.tx_type],
|
||||
|
|
|
|||
Loading…
Reference in New Issue