luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-08 20:06:23 +02:00
Code Issues Packages Projects Releases Wiki Activity

Merging changes and updating multiport syntax across several tests

Browse Source
This commit is contained in:
Michael Timothy Grimes
2018-09-03 19:36:20 -07:00
parent 774c14ad75 9d8d2b65e4
commit af0756382f
31 changed files with 580 additions and 451 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/09_sense_amp_array_test.py
+3 -3
View File
@@ -28,9 +28,9 @@ class sense_amp_test(openram_test):
# check sense amp array in multi-port
OPTS.bitcell = "pbitcell"
OPTS.rw_ports = 1
OPTS.w_ports = 0
OPTS.r_ports = 0
OPTS.num_rw_ports = 1
OPTS.num_w_ports = 0
OPTS.num_r_ports = 0
debug.info(2, "Testing sense_amp_array for word_size=4, words_per_row=2 (multi-port case)")
a = sense_amp_array.sense_amp_array(word_size=4, words_per_row=2)