luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

use capped array to create banks

This commit is contained in:
samuelkcrow 2023-02-21 09:58:46 -08:00
parent 3a8e29ce77
commit ad4b4f66dc
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
compiler/modules/bank.py
View File

@ -374,9 +374,12 @@ class bank(design):
cols=cols, cols=cols,
rows=self.num_rows) rows=self.num_rows)
else: else:
self.bitcell_array = factory.create(module_type="replica_bitcell_array", self.bitcell_array = factory.create(module_type="capped_replica_bitcell_array",
cols=self.num_cols + self.num_spare_cols, cols=self.num_cols + self.num_spare_cols,
rows=self.num_rows) rows=self.num_rows,
rbl=[1, 1 if len(self.all_ports)>1 else 0],
left_rbl=[0],
right_rbl=[1] if len(self.all_ports)>1 else [])
self.port_address = [] self.port_address = []
for port in self.all_ports: for port in self.all_ports: