mirror of https://github.com/VLSIDA/OpenRAM.git
Only setup bitcell when running top-level OpenRAM
This commit is contained in:
parent
b71d630643
commit
abd8b0a23a
|
|
@ -168,8 +168,6 @@ def init_openram(config_file, is_unit_test=True):
|
||||||
from sram_factory import factory
|
from sram_factory import factory
|
||||||
factory.reset()
|
factory.reset()
|
||||||
|
|
||||||
setup_bitcell()
|
|
||||||
|
|
||||||
global OPTS
|
global OPTS
|
||||||
global CHECKPOINT_OPTS
|
global CHECKPOINT_OPTS
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -31,8 +31,12 @@ if len(args) != 1:
|
||||||
# These depend on arguments, so don't load them until now.
|
# These depend on arguments, so don't load them until now.
|
||||||
import debug
|
import debug
|
||||||
|
|
||||||
|
# Parse config file and set up all the options
|
||||||
g.init_openram(config_file=args[0], is_unit_test=False)
|
g.init_openram(config_file=args[0], is_unit_test=False)
|
||||||
|
|
||||||
|
# Ensure that the right bitcell exists or use the parameterised one
|
||||||
|
g.setup_bitcell()
|
||||||
|
|
||||||
# Only print banner here so it's not in unit tests
|
# Only print banner here so it's not in unit tests
|
||||||
g.print_banner()
|
g.print_banner()
|
||||||
|
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue