luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-31 10:15:46 +02:00
Code Issues Packages Projects Releases Wiki Activity

Added change to route wmask en between driver and AND gates. Need to apply it to all cases.

Browse Source
This commit is contained in:
jsowash
2019-08-16 10:23:51 -07:00
parent 92e0671e15
commit aaa1e3a614
2 changed files with 69 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/write_mask_and_array.py
+3 -3
View File
@@ -124,9 +124,9 @@ class write_mask_and_array(design.design):
if i < self.num_wmasks-1:
self.add_layout_pin(text="en",
layer="metal3",
offset=en_pin.bc(),
width = self.en_width(i),
height = drc('minwidth_metal3'))
offset=en_pin.bc(),
width = self.en_width(i),
height = drc('minwidth_metal3'))
wmask_out_pin = self.and2_insts[i].get_pin("Z")
self.add_layout_pin(text="wmask_out_{0}".format(i),