mirror of https://github.com/VLSIDA/OpenRAM.git
Remove debug trace
This commit is contained in:
parent
043018e8ba
commit
aa552f8e96
|
|
@ -61,7 +61,7 @@ class openram_test(unittest.TestCase):
|
||||||
self.fail("LVS mismatch: {}".format(a.name))
|
self.fail("LVS mismatch: {}".format(a.name))
|
||||||
|
|
||||||
# For debug...
|
# For debug...
|
||||||
import pdb; pdb.set_trace()
|
#import pdb; pdb.set_trace()
|
||||||
if OPTS.purge_temp:
|
if OPTS.purge_temp:
|
||||||
self.cleanup()
|
self.cleanup()
|
||||||
|
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue