luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

remove breakpoint

This commit is contained in:
Jesse Cirimelli-Low 2021-05-03 16:54:54 -07:00
parent 14e087a5eb
commit a7d0a1ef3a
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
compiler/sram/sram_1bank.py
View File

@ -140,7 +140,6 @@ class sram_1bank(sram_base):
# This includes 2 M2 pitches for the row addr clock line. # This includes 2 M2 pitches for the row addr clock line.
# The delay line is aligned with the bitcell array while the control logic is aligned with the port_data # The delay line is aligned with the bitcell array while the control logic is aligned with the port_data
# using the control_logic_center value. # using the control_logic_center value.
breakpoint()
self.control_pos[port] = vector(-self.control_logic_insts[port].width - 2 * self.m2_pitch, self.control_pos[port] = vector(-self.control_logic_insts[port].width - 2 * self.m2_pitch,
self.bank.bank_array_ll.y - self.control_logic_insts[port].mod.control_logic_center.y) self.bank.bank_array_ll.y - self.control_logic_insts[port].mod.control_logic_center.y)
self.control_logic_insts[port].place(self.control_pos[port]) self.control_logic_insts[port].place(self.control_pos[port])