luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Added tech params for on-resistance and load capacitances

This commit is contained in:
Hunter Nichols 2021-07-21 11:00:32 -07:00
parent f6924b7cc2
commit a312639ef8
2 changed files with 18 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
technology/freepdk45/tech/tech.py
View File

@ -457,9 +457,15 @@ parameter["sa_inv_nmos_size"] = 0.27 # micro-meters
parameter["bitcell_drain_cap"] = 0.1 # In Femto-Farad, approximation of drain capacitance parameter["bitcell_drain_cap"] = 0.1 # In Femto-Farad, approximation of drain capacitance
# Spice Values uses to calculate analytical delay based on CACTI equations # Spice Values uses to calculate analytical delay based on CACTI equations
# FIXME: temp values used currently. Need to be derived from simulations or the SPICE model spice["i_on_n"] = 0.0004463 # A/um
spice["r_nch_on"] = 0 spice["i_on_p"] = 0.0000771 # A/um
spice["r_pch_on"] = 0 spice["tox"] = 0.00114 # microns
spice["eps_ox"] = 0.00245e-14 # F/um, calculated from CACTI 45nm data
spice["cox"] = spice["eps_ox"]/spice["tox"] # F/um^2
spice["c_g_ideal"] = spice["cox"]*drc["minlength_channel"] # F/um
spice["c_overlap"] = 0.2*spice["c_g_ideal"] # F/um
spice["c_fringe"] = 0 # F/um, not defined in this technology
spice["cpolywire"] = 0 # F/um, replicated from CACTI which is hardcoded to 0
################################################### ###################################################
# Technology Tool Preferences # Technology Tool Preferences

12
technology/scn4m_subm/tech/tech.py
View File

@ -404,9 +404,15 @@ parameter["sa_inv_nmos_size"] = 9 * _lambda_
parameter["bitcell_drain_cap"] = 0.2 # In Femto-Farad, approximation of drain capacitance parameter["bitcell_drain_cap"] = 0.2 # In Femto-Farad, approximation of drain capacitance
# Spice Values uses to calculate analytical delay based on CACTI equations # Spice Values uses to calculate analytical delay based on CACTI equations
# FIXME: temp values used currently. Need to be derived from simulations or the SPICE model spice["i_on_n"] = 0.00060199 # A/um
spice["r_nch_on"] = 0 spice["i_on_p"] = 0.000108 # A/um
spice["r_pch_on"] = 0 spice["tox"] = 0.0076 # microns
spice["eps_ox"] = 0.00859e-14 # F/um, calculated from CACTI 180nm data
spice["cox"] = spice["eps_ox"]/spice["tox"] # F/um^2
spice["c_g_ideal"] = spice["cox"]*drc["minlength_channel"] # F/um
spice["c_overlap"] = 0.2*spice["c_g_ideal"] # F/um
spice["c_fringe"] = 0 # F/um, not defined in this technology
spice["cpolywire"] = 0 # F/um, replicated from CACTI which is hardcoded to 0
################################################### ###################################################
# Technology Tool Preferences # Technology Tool Preferences