luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fixed bug for more than 2 wmasks and changed test to test 4 wmasks.

This commit is contained in:
jsowash 2019-08-16 14:27:44 -07:00
parent d02ea06ff2
commit a28c9fed8b
2 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
compiler/modules/port_data.py
View File

@ -447,7 +447,7 @@ class port_data(design.design):
inst1 = self.write_mask_and_array_inst inst1 = self.write_mask_and_array_inst
inst2 = self.write_driver_array_inst inst2 = self.write_driver_array_inst
i = 0 loc = 0
for bit in range(self.num_wmasks): for bit in range(self.num_wmasks):
# Bring write mask AND array output pin to port data level # Bring write mask AND array output pin to port data level
self.copy_layout_pin(inst1, "wmask_out_{0}".format(bit), "wdriver_sel_{0}".format(bit)) self.copy_layout_pin(inst1, "wmask_out_{0}".format(bit), "wdriver_sel_{0}".format(bit))
@ -459,13 +459,13 @@ class port_data(design.design):
# the wdriver_sel_{} pin in the write driver AND array. # the wdriver_sel_{} pin in the write driver AND array.
spacing = 2*drc("metal2_to_metal2") spacing = 2*drc("metal2_to_metal2")
if bit == 0: if bit == 0:
while (wmask_out_pin.lx() > inst2.get_pin("data_{0}".format(i)).rx()): while (wmask_out_pin.lx() > inst2.get_pin("data_{0}".format(loc)).rx()):
i += 1 loc += 1
length = inst2.get_pin("data_{0}".format(i)).rx() + spacing length = inst2.get_pin("data_{0}".format(loc)).rx() + spacing
else: else:
i = i + ( bit*self.write_size ) next_loc = loc + ( bit*self.write_size )
length = inst2.get_pin("data_{0}".format(i)).rx() + spacing length = inst2.get_pin("data_{0}".format(next_loc)).rx() + spacing
beg_pos = wmask_out_pin.center() beg_pos = wmask_out_pin.center()
middle_pos = vector(length,wmask_out_pin.cy()) middle_pos = vector(length,wmask_out_pin.cy())

2
compiler/tests/18_port_data_wmask_test.py
View File

@ -21,7 +21,7 @@ class port_data_test(openram_test):
globals.init_openram("config_{0}".format(OPTS.tech_name)) globals.init_openram("config_{0}".format(OPTS.tech_name))
from sram_config import sram_config from sram_config import sram_config
c = sram_config(word_size=8, c = sram_config(word_size=16,
write_size=4, write_size=4,
num_words=16) num_words=16)