luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-03 16:31:08 +02:00
Code Issues Packages Projects Releases Wiki Activity

Add multiple process corners. Unit tests use nominal corner only. Add fake SCMOS nominal models, but they are broken.

Browse Source
This commit is contained in:
Matt Guthaus
2018-02-12 09:33:23 -08:00
parent 1795dc5677
commit a12ebeed9f
15 changed files with 77 additions and 31 deletions
Download Patch File Download Diff File Expand all files Collapse all files
technology/setup_scripts/setup_openram_scn3me_subm.py
+4 -4
View File
@@ -27,10 +27,10 @@ except:
DRCLVS_HOME=OPENRAM_TECH+"/scn3me_subm/tech"
os.environ["DRCLVS_HOME"] = DRCLVS_HOME
try:
SPICE_MODEL_DIR = os.path.abspath(os.environ.get("SPICE_MODEL_DIR"))
except:
os.environ["SPICE_MODEL_DIR"] = "/mada/software/techfiles/scn3me_subm"
# try:
# SPICE_MODEL_DIR = os.path.abspath(os.environ.get("SPICE_MODEL_DIR"))
# except:
os.environ["SPICE_MODEL_DIR"] = OPENRAM_TECH+"/models"
##########################
# Paths required for OPENRAM to function