luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Zjob to bottom.

This commit is contained in:
mrg 2020-09-28 13:16:03 -07:00
parent 5ab0d01779
commit 9c6d8d7aed
1 changed files with 8 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
compiler/modules/port_address.py
View File

@ -112,15 +112,20 @@ class port_address(design.design):
# Route the RBL from the enable input # Route the RBL from the enable input
en_pin = self.wordline_driver_array_inst.get_pin("en") en_pin = self.wordline_driver_array_inst.get_pin("en")
en_pos = en_pin.center() if self.port == 0:
en_pos = en_pin.bc()
else:
en_pos = en_pin.uc()
rbl_in_pin = self.rbl_driver_inst.get_pin("A") rbl_in_pin = self.rbl_driver_inst.get_pin("A")
rbl_in_pos = rbl_in_pin.center() rbl_in_pos = rbl_in_pin.center()
mid_pos = vector(en_pos.x, rbl_in_pos.y)
self.add_via_stack_center(from_layer=rbl_in_pin.layer, self.add_via_stack_center(from_layer=rbl_in_pin.layer,
to_layer=en_pin.layer, to_layer=en_pin.layer,
offset=rbl_in_pos) offset=rbl_in_pos)
self.add_path(en_pin.layer, [rbl_in_pos, mid_pos, en_pos]) self.add_zjog(layer=en_pin.layer,
start=rbl_in_pos,
end=en_pos,
first_direction="V")
self.add_layout_pin_rect_center(text="wl_en", self.add_layout_pin_rect_center(text="wl_en",
layer=en_pin.layer, layer=en_pin.layer,
offset=rbl_in_pos) offset=rbl_in_pos)