luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'dev' into multiport_characterization

Browse Source
This commit is contained in:
Hunter Nichols
2018-11-05 10:40:29 -08:00
parent 7461f2b1bf ce94366a1d
commit 9744bc516a
4 changed files with 6 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/22_psram_1bank_4mux_func_test.py
+1 -1
View File
@@ -11,7 +11,7 @@ import globals
from globals import OPTS
import debug
#@unittest.skip("SKIPPING 22_psram_1bank_4mux_func_test")
@unittest.skip("SKIPPING 22_psram_1bank_4mux_func_test")
class psram_1bank_4mux_func_test(openram_test):
def runTest(self):
compiler/tests/22_sram_1bank_nomux_func_test.py
+1 -1
View File
@@ -39,7 +39,7 @@ class sram_1bank_nomux_func_test(openram_test):
s.sp_write(tempspice)
corner = (OPTS.process_corners[0], OPTS.supply_voltages[0], OPTS.temperatures[0])
f = functional(s.s, tempspice, corner)
f.num_cycles = 10
(fail, error) = f.run()