luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Flip MSB and LSB in lib file due to bug report

This commit is contained in:
mrg 2021-07-28 08:12:33 -07:00
parent cce1305da3
commit 9694237dba
1 changed files with 54 additions and 58 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
compiler/characterizer/lib.py
View File

@ -366,16 +366,16 @@ class lib:
self.lib.write(" base_type : array;\n") self.lib.write(" base_type : array;\n")
self.lib.write(" data_type : bit;\n") self.lib.write(" data_type : bit;\n")
self.lib.write(" bit_width : {0};\n".format(self.sram.word_size)) self.lib.write(" bit_width : {0};\n".format(self.sram.word_size))
self.lib.write(" bit_from : 0;\n") self.lib.write(" bit_from : {0};\n".format(self.sram.word_size - 1))
self.lib.write(" bit_to : {0};\n".format(self.sram.word_size - 1)) self.lib.write(" bit_to : 0;\n")
self.lib.write(" }\n\n") self.lib.write(" }\n\n")
self.lib.write(" type (addr){\n") self.lib.write(" type (addr){\n")
self.lib.write(" base_type : array;\n") self.lib.write(" base_type : array;\n")
self.lib.write(" data_type : bit;\n") self.lib.write(" data_type : bit;\n")
self.lib.write(" bit_width : {0};\n".format(self.sram.addr_size)) self.lib.write(" bit_width : {0};\n".format(self.sram.addr_size))
self.lib.write(" bit_from : 0;\n") self.lib.write(" bit_from : {0};\n".format(self.sram.addr_size - 1))
self.lib.write(" bit_to : {0};\n".format(self.sram.addr_size - 1)) self.lib.write(" bit_to : 0;\n")
self.lib.write(" }\n\n") self.lib.write(" }\n\n")
if self.sram.write_size: if self.sram.write_size:
@ -383,8 +383,8 @@ class lib:
self.lib.write(" base_type : array;\n") self.lib.write(" base_type : array;\n")
self.lib.write(" data_type : bit;\n") self.lib.write(" data_type : bit;\n")
self.lib.write(" bit_width : {0};\n".format(self.sram.num_wmasks)) self.lib.write(" bit_width : {0};\n".format(self.sram.num_wmasks))
self.lib.write(" bit_from : 0;\n") self.lib.write(" bit_from : {0};\n".format(self.sram.num_wmasks - 1))
self.lib.write(" bit_to : {0};\n".format(self.sram.num_wmasks - 1)) self.lib.write(" bit_to : 0;\n")
self.lib.write(" }\n\n") self.lib.write(" }\n\n")
@ -887,7 +887,3 @@ class lib:
datasheet.write("{0},{1},".format('read_rise_power_{}'.format(port), read1_power)) datasheet.write("{0},{1},".format('read_rise_power_{}'.format(port), read1_power))
#FIXME: should be read_fall_power #FIXME: should be read_fall_power
datasheet.write("{0},{1},".format('read_fall_power_{}'.format(port), read0_power)) datasheet.write("{0},{1},".format('read_fall_power_{}'.format(port), read0_power))