mirror of https://github.com/VLSIDA/OpenRAM.git
Return slews to 10-90 and 90-10 so I don't have to re-hardcode the results in unit tests.
This commit is contained in:
parent
4505c0f74e
commit
941094ce31
|
|
@ -159,8 +159,8 @@ class delay():
|
|||
meas_name="SLEW0",
|
||||
trig_name=targ_name,
|
||||
targ_name=targ_name,
|
||||
trig_val=0.8*self.vdd,
|
||||
targ_val=0.2*self.vdd,
|
||||
trig_val=0.9*self.vdd,
|
||||
targ_val=0.1*self.vdd,
|
||||
trig_dir="FALL",
|
||||
targ_dir="FALL",
|
||||
trig_td=self.cycle_times[self.read0_cycle],
|
||||
|
|
@ -170,8 +170,8 @@ class delay():
|
|||
meas_name="SLEW1",
|
||||
trig_name=targ_name,
|
||||
targ_name=targ_name,
|
||||
trig_val=0.2*self.vdd,
|
||||
targ_val=0.8*self.vdd,
|
||||
trig_val=0.1*self.vdd,
|
||||
targ_val=0.9*self.vdd,
|
||||
trig_dir="RISE",
|
||||
targ_dir="RISE",
|
||||
trig_td=self.cycle_times[self.read1_cycle],
|
||||
|
|
|
|||
|
|
@ -116,10 +116,10 @@ class lib:
|
|||
self.lib.write(" output_threshold_pct_fall : 50.0 ;\n")
|
||||
self.lib.write(" input_threshold_pct_rise : 50.0 ;\n")
|
||||
self.lib.write(" output_threshold_pct_rise : 50.0 ;\n")
|
||||
self.lib.write(" slew_lower_threshold_pct_fall : 20.0 ;\n")
|
||||
self.lib.write(" slew_upper_threshold_pct_fall : 80.0 ;\n")
|
||||
self.lib.write(" slew_lower_threshold_pct_rise : 20.0 ;\n")
|
||||
self.lib.write(" slew_upper_threshold_pct_rise : 80.0 ;\n\n")
|
||||
self.lib.write(" slew_lower_threshold_pct_fall : 10.0 ;\n")
|
||||
self.lib.write(" slew_upper_threshold_pct_fall : 90.0 ;\n")
|
||||
self.lib.write(" slew_lower_threshold_pct_rise : 10.0 ;\n")
|
||||
self.lib.write(" slew_upper_threshold_pct_rise : 90.0 ;\n\n")
|
||||
|
||||
self.lib.write(" default_cell_leakage_power : 0.0 ;\n")
|
||||
self.lib.write(" default_leakage_power_density : 0.0 ;\n")
|
||||
|
|
|
|||
Loading…
Reference in New Issue