luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-05 01:01:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

Specify DRC,LVS,PEX tool for scn4m

Browse Source
This commit is contained in:
Matt Guthaus
2018-09-13 15:18:30 -07:00
parent 571dca5d5f
commit 93ae7ebd00
1 changed files with 4 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/config_20_scn4m_subm.py
+4
View File
@@ -7,3 +7,7 @@ process_corners = ["TT"]
supply_voltages = [5.0]
temperatures = [25]
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"