mirror of https://github.com/VLSIDA/OpenRAM.git
untested update to get_cell_name function used by characterizer
This commit is contained in:
parent
3dac89d041
commit
92a9a1729e
|
|
@ -551,7 +551,7 @@ class capped_replica_bitcell_array(bitcell_base_array):
|
|||
"""
|
||||
Gets the spice name of the target bitcell.
|
||||
"""
|
||||
return self.bitcell_array.get_cell_name(inst_name + "{}x".format(OPTS.hier_seperator) + self.bitcell_array_inst.name, row, col)
|
||||
return self.replica_bitcell_array.get_cell_name(inst_name + "{}x".format(OPTS.hier_seperator) + self.replica_bitcell_array_inst.name, row, col)
|
||||
|
||||
def clear_exclude_bits(self):
|
||||
"""
|
||||
|
|
|
|||
|
|
@ -294,7 +294,7 @@ class local_bitcell_array(bitcell_base_array):
|
|||
|
||||
self.bitcell_array.graph_exclude_replica_col_bits()
|
||||
|
||||
def get_cell_name(self, inst_name, row, col): # TODO: no shot this'll work...
|
||||
def get_cell_name(self, inst_name, row, col):
|
||||
"""Gets the spice name of the target bitcell."""
|
||||
return self.bitcell_array.get_cell_name(inst_name + "{}x".format(OPTS.hier_seperator) + self.bitcell_array_inst.name, row, col)
|
||||
|
||||
|
|
|
|||
Loading…
Reference in New Issue