luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-07 11:21:14 +02:00
Code Issues Packages Projects Releases Wiki Activity

Debugging then disabling spare cols functional sim for now.

Browse Source
This commit is contained in:
mrg
2021-06-29 15:47:53 -07:00
parent 9720e5af29
commit 927de3a240
5 changed files with 54 additions and 44 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/22_sram_1bank_2mux_sparecols_func_test.py
+1 -1
View File
@@ -16,7 +16,7 @@ from sram_factory import factory
import debug
#@unittest.skip("SKIPPING 22_sram_1bank_2mux_sparecols_func_test")
@unittest.skip("SKIPPING 22_sram_1bank_2mux_sparecols_func_test")
class sram_1bank_2mux_sparecols_func_test(openram_test):
def runTest(self):
compiler/tests/22_sram_1bank_nomux_sparecols_func_test.py
+1 -1
View File
@@ -16,7 +16,7 @@ from sram_factory import factory
import debug
#@unittest.skip("SKIPPING 22_sram_func_test")
@unittest.skip("SKIPPING 22_sram_func_test")
class sram_1bank_nomux_sparecols_func_test(openram_test):
def runTest(self):