mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-01 10:39:35 +02:00
Fixed typo
This commit is contained in:
@@ -137,7 +137,7 @@ class functional(simulation):
|
||||
if port in self.readwrite_ports:
|
||||
op = random.choice(rw_ops)
|
||||
elif port in self.write_ports:
|
||||
op = rcandom.choice(w_ops)
|
||||
op = random.choice(w_ops)
|
||||
else:
|
||||
op = random.choice(r_ops)
|
||||
|
||||
|
||||
Reference in New Issue
Block a user