luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-06 17:35:28 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fixes to get hspice delay test to pass.

Browse Source
This commit is contained in:
mrg
2021-03-02 09:28:41 -08:00
parent fb953c19e8
commit 90cb9f581f
2 changed files with 7 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/characterizer/delay.py
+3 -3
View File
@@ -418,9 +418,9 @@ class delay(simulation):
t_rise=self.slew,
t_fall=self.slew)
self.load_all_measure_nets()
# self.load_all_measure_nets()
self.write_delay_measures()
self.write_simulation_saves()
# self.write_simulation_saves()
# run until the end of the cycle time
self.stim.write_control(self.cycle_times[-1] + self.period)
@@ -616,7 +616,7 @@ class delay(simulation):
def load_all_measure_nets(self):
measurement_nets = set()
for port, meas in zip(self.targ_read_ports*len(self.read_meas_lists) +
for port, meas in zip(self.targ_read_ports * len(self.read_meas_lists) +
self.targ_write_ports * len(self.write_meas_lists),
self.read_meas_lists + self.write_meas_lists):
for measurement in meas: