mirror of https://github.com/VLSIDA/OpenRAM.git
Remvoe newline.
This commit is contained in:
parent
5dacafc698
commit
8e91552701
|
|
@ -52,7 +52,7 @@ class delay():
|
||||||
# creates and opens stimulus file for writing
|
# creates and opens stimulus file for writing
|
||||||
temp_stim = "{0}/stim.sp".format(OPTS.openram_temp)
|
temp_stim = "{0}/stim.sp".format(OPTS.openram_temp)
|
||||||
self.sf = open(temp_stim, "w")
|
self.sf = open(temp_stim, "w")
|
||||||
self.sf.write("\n* Stimulus for period of {0}n load={1}fF slew={2}ns\n\n".format(period,load,slew))
|
self.sf.write("* Stimulus for period of {0}n load={1}fF slew={2}ns\n\n".format(period,load,slew))
|
||||||
|
|
||||||
# include files in stimulus file
|
# include files in stimulus file
|
||||||
model_list = tech.spice["fet_models"] + [self.sram_sp_file]
|
model_list = tech.spice["fet_models"] + [self.sram_sp_file]
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue