luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix missing via in wmask driver

This commit is contained in:
mrg 2020-07-01 14:44:18 -07:00
parent c340870ba0
commit 8cd1cba818
1 changed files with 9 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
compiler/modules/port_data.py
View File

@ -377,11 +377,11 @@ class port_data(design.design):
temp.append("{0}_{1}".format(br_name, bit)) temp.append("{0}_{1}".format(br_name, bit))
else: else:
temp.append("{0}_out_{1}".format(bl_name, bit)) temp.append("{0}_out_{1}".format(bl_name, bit))
temp.append("{0}_out_{1}".format(br_name, bit)) temp.append("{0}_out_{1}".format(br_name, bit))
for bit in range(self.num_spare_cols): for bit in range(self.num_spare_cols):
temp.append("spare{0}_{1}".format(bl_name, bit)) temp.append("spare{0}_{1}".format(bl_name, bit))
temp.append("spare{0}_{1}".format(br_name, bit)) temp.append("spare{0}_{1}".format(br_name, bit))
if self.write_size is not None: if self.write_size is not None:
for i in range(self.num_wmasks): for i in range(self.num_wmasks):
@ -522,13 +522,14 @@ class port_data(design.design):
wdriver_pos = wdriver_en_pin.rc() - vector(self.m2_pitch, 0) wdriver_pos = wdriver_en_pin.rc() - vector(self.m2_pitch, 0)
mid_pos = vector(wdriver_pos.x, wmask_pos.y) mid_pos = vector(wdriver_pos.x, wmask_pos.y)
# Add driver on mask output # Add driver on mask output
self.add_via_center(layers=self.m1_stack, self.add_via_stack_center(from_layer=wmask_out_pin.layer,
offset=wmask_pos) to_layer="m1",
offset=wmask_pos)
# Add via for the write driver array's enable input # Add via for the write driver array's enable input
self.add_via_center(layers=self.m1_stack, self.add_via_stack_center(from_layer=wdriver_en_pin.layer,
offset=wdriver_pos) to_layer="m2",
offset=wdriver_pos)
# Route between write mask AND array and write driver array # Route between write mask AND array and write driver array
self.add_wire(self.m1_stack, [wmask_pos, mid_pos, wdriver_pos]) self.add_wire(self.m1_stack, [wmask_pos, mid_pos, wdriver_pos])