luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-03 08:13:16 +02:00
Code Issues Packages Projects Releases Wiki Activity

remove end caps from replica column (will not pass sky130 drc)

Browse Source
This commit is contained in:
samuelkcrow
2022-09-26 14:23:09 -07:00
parent 37dee02161
commit 8bc3903a04
3 changed files with 17 additions and 44 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/14_replica_column_1rw_1r_test.py
+4 -4
View File
@@ -26,19 +26,19 @@ class replica_column_test(openram_test):
globals.setup_bitcell()
debug.info(2, "Testing one left replica column for dual port")
a = factory.create(module_type="replica_column", rows=4, rbl=[1, 0], replica_bit=1)
a = factory.create(module_type="replica_column", rows=4, rbl=[1, 0], replica_bit=0)
self.local_check(a)
debug.info(2, "Testing one right replica column for dual port")
a = factory.create(module_type="replica_column", rows=4, rbl=[0, 1], replica_bit=5)
a = factory.create(module_type="replica_column", rows=4, rbl=[0, 1], replica_bit=4)
self.local_check(a)
debug.info(2, "Testing two (left, right) replica columns for dual port")
a = factory.create(module_type="replica_column", rows=4, rbl=[1, 1], replica_bit=1)
a = factory.create(module_type="replica_column", rows=4, rbl=[1, 1], replica_bit=0)
self.local_check(a)
debug.info(2, "Testing two (left, right) replica columns for dual port")
a = factory.create(module_type="replica_column", rows=4, rbl=[1, 1], replica_bit=6)
a = factory.create(module_type="replica_column", rows=4, rbl=[1, 1], replica_bit=5)
self.local_check(a)
globals.end_openram()
compiler/tests/14_replica_column_test.py
+1 -1
View File
@@ -30,7 +30,7 @@ class replica_column_test(openram_test):
a = factory.create(module_type="replica_column",
rows=4 + num_spare_rows,
rbl=[1, 0],
replica_bit=1,
replica_bit=0,
column_offset=num_spare_cols)
self.local_check(a)