luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Use the new routers in ROMs

This commit is contained in:
Eren Dogan 2023-08-01 19:10:02 -07:00
parent 887a66553b
commit 877f20e071
1 changed files with 10 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
compiler/modules/rom_bank.py
View File

@ -114,7 +114,6 @@ class rom_bank(design,rom_verilog):
rt = router_tech(self.supply_stack, 1) rt = router_tech(self.supply_stack, 1)
init_bbox = self.get_bbox(side="ring", init_bbox = self.get_bbox(side="ring",
margin=rt.track_width) margin=rt.track_width)
self.route_supplies(init_bbox)
# We need the initial bbox for the supply rings later # We need the initial bbox for the supply rings later
# because the perimeter pins will change the bbox # because the perimeter pins will change the bbox
# Route the pins to the perimeter # Route the pins to the perimeter
@ -125,7 +124,7 @@ class rom_bank(design,rom_verilog):
margin=11*rt.track_width) margin=11*rt.track_width)
self.route_escape_pins(bbox) self.route_escape_pins(bbox)
self.route_supplies(init_bbox)
def setup_layout_constants(self): def setup_layout_constants(self):
@ -459,15 +458,12 @@ class rom_bank(design,rom_verilog):
if not OPTS.route_supplies: if not OPTS.route_supplies:
# Do not route the power supply (leave as must-connect pins) # Do not route the power supply (leave as must-connect pins)
return return
elif OPTS.route_supplies == "grid":
from openram.router import supply_grid_router as router
else: else:
from openram.router import supply_tree_router as router from openram.router import supply_router as router
rtr = router(layers=self.supply_stack, rtr = router(layers=self.supply_stack,
design=self, design=self,
bbox=bbox, bbox=bbox,
pin_type=OPTS.supply_pin_type) pin_type=OPTS.supply_pin_type)
rtr.route() rtr.route()
if OPTS.supply_pin_type in ["left", "right", "top", "bottom", "ring"]: if OPTS.supply_pin_type in ["left", "right", "top", "bottom", "ring"]:
@ -510,4 +506,4 @@ class rom_bank(design,rom_verilog):
rtr = router(layers=self.m3_stack, rtr = router(layers=self.m3_stack,
design=self, design=self,
bbox=bbox) bbox=bbox)
rtr.escape_route(pins_to_route) rtr.route(pins_to_route)