mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-30 01:48:33 +02:00
Add optimize inverter TODO
This commit is contained in:
+3
-1
@@ -29,4 +29,6 @@ hierarchical_predecode3x8 to hierarchical_predecode class
|
||||
Fix stimuli.py to be more readable.
|
||||
|
||||
Change the delay measurement to be from the negative clock edge to
|
||||
remove the dependency on the clock period.
|
||||
remove the dependency on the clock period.
|
||||
|
||||
Remove duplicate clock inverter in MS flop.
|
||||
Reference in New Issue
Block a user