mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-03 03:53:51 +02:00
Improved ptx code but removed internal active/poly positions.
This commit is contained in:
@@ -65,7 +65,7 @@ def run_drc(name, gds_name):
|
||||
implemented in gds_name."""
|
||||
|
||||
debug.warning("DRC using magic not implemented.")
|
||||
return 0
|
||||
return 1
|
||||
|
||||
# the runset file contains all the options to run drc
|
||||
from tech import drc
|
||||
@@ -139,7 +139,7 @@ def run_lvs(name, gds_name, sp_name):
|
||||
implemented in gds_name and sp_name. """
|
||||
|
||||
debug.warning("LVS using magic+netgen not implemented.")
|
||||
return 0
|
||||
return 1
|
||||
|
||||
from tech import drc
|
||||
lvs_rules = drc["lvs_rules"]
|
||||
|
||||
Reference in New Issue
Block a user