luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Only output wmask to lib file in w or rw ports.

This commit is contained in:
mrg 2020-10-16 16:59:51 -07:00
parent 3295a813d6
commit 7da3653ce5
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
compiler/characterizer/lib.py
View File

@ -136,14 +136,14 @@ class lib:
# set the read and write port as inputs. # set the read and write port as inputs.
self.write_data_bus(port) self.write_data_bus(port)
self.write_addr_bus(port) self.write_addr_bus(port)
if self.sram.write_size: if self.sram.write_size and port in self.write_ports:
self.write_wmask_bus(port) self.write_wmask_bus(port)
self.write_control_pins(port) #need to split this into sram and port control signals # need to split this into sram and port control signals
self.write_control_pins(port)
self.write_clk_timing_power(port) self.write_clk_timing_power(port)
self.write_footer() self.write_footer()
def write_footer(self): def write_footer(self):
""" Write the footer """ """ Write the footer """
self.lib.write(" }\n") #Closing brace for the cell self.lib.write(" }\n") #Closing brace for the cell