luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-06 17:35:28 +02:00
Code Issues Packages Projects Releases Wiki Activity

Altered web to only be generated for rw ports.

Browse Source
This commit is contained in:
Hunter Nichols
2018-10-04 15:08:12 -07:00
parent 371a57339f
commit 7b4e001885
6 changed files with 22 additions and 18 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/22_hspice_psram_func_test.py
+1 -1
View File
@@ -11,7 +11,7 @@ import globals
from globals import OPTS
import debug
@unittest.skip("SKIPPING 22_psram_func_test")
#@unittest.skip("SKIPPING 22_psram_func_test")
class psram_func_test(openram_test):
def runTest(self):
compiler/tests/22_hspice_sram_func_test.py
+1 -1
View File
@@ -11,7 +11,7 @@ import globals
from globals import OPTS
import debug
@unittest.skip("SKIPPING 22_sram_func_test")
#@unittest.skip("SKIPPING 22_sram_func_test")
class sram_func_test(openram_test):
def runTest(self):