luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

clean up comments

This commit is contained in:
samuelkcrow 2023-01-18 21:01:30 -08:00
parent 7021b80506
commit 78c4ba5fc0
1 changed files with 7 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
compiler/modules/capped_replica_bitcell_array.py
View File

@ -375,7 +375,9 @@ class capped_replica_bitcell_array(bitcell_base_array):
self.connect_side_pin(pin, "right", self.right_gnd_locs[0].x) self.connect_side_pin(pin, "right", self.right_gnd_locs[0].x)
def route_unused_wordlines(self): def route_unused_wordlines(self):
""" Connect the unused RBL and dummy wordlines to gnd """ """
Connect the unused RBL and dummy wordlines to gnd
"""
# This grounds all the dummy row word lines # This grounds all the dummy row word lines
for inst in self.dummy_row_insts: for inst in self.dummy_row_insts:
for wl_name in self.col_cap_top.get_wordline_names(): for wl_name in self.col_cap_top.get_wordline_names():
@ -417,11 +419,6 @@ class capped_replica_bitcell_array(bitcell_base_array):
top_via = contact(layer_stack=self.supply_stack, top_via = contact(layer_stack=self.supply_stack,
directions=("H", "H")) directions=("H", "H"))
# self.add_layout_pin_rect_ends(text=name,
# layer=layer,
# start=bot_loc,
# end=top_loc)
self.add_layout_pin_segment_center(text=name, self.add_layout_pin_segment_center(text=name,
layer=layer, layer=layer,
start=bot_loc, start=bot_loc,
@ -445,10 +442,6 @@ class capped_replica_bitcell_array(bitcell_base_array):
side_via = contact(layer_stack=self.supply_stack, side_via = contact(layer_stack=self.supply_stack,
directions=("V", "V")) directions=("V", "V"))
# self.add_layout_pin_rect_ends(text=name,
# layer=layer,
# start=left_loc,
# end=right_loc)
self.add_layout_pin_segment_center(text=name, self.add_layout_pin_segment_center(text=name,
layer=layer, layer=layer,
start=left_loc, start=left_loc,
@ -459,8 +452,8 @@ class capped_replica_bitcell_array(bitcell_base_array):
def connect_side_pin(self, pin, side, offset): def connect_side_pin(self, pin, side, offset):
""" """
Used to connect horizontal layers of pins to the left/right straps Used to connect a pin to the a horizontal or vertical strap
locs provides the offsets of the pin strip end points. offset gives the location of the strap
""" """
if side in ["left", "right"]: if side in ["left", "right"]:
self.connect_vertical_side_pin(pin, offset) self.connect_vertical_side_pin(pin, offset)
@ -471,7 +464,7 @@ class capped_replica_bitcell_array(bitcell_base_array):
def connect_horizontal_side_pin(self, pin, yoffset): def connect_horizontal_side_pin(self, pin, yoffset):
""" """
Used to connect vertical layers of pins to the top/bottom horizontal straps Used to connect a pin to the top/bottom horizontal straps
""" """
cell_loc = pin.center() cell_loc = pin.center()
pin_loc = vector(cell_loc.x, yoffset) pin_loc = vector(cell_loc.x, yoffset)
@ -485,10 +478,9 @@ class capped_replica_bitcell_array(bitcell_base_array):
# Add a path to connect to the array # Add a path to connect to the array
self.add_path(pin.layer, [cell_loc, pin_loc]) self.add_path(pin.layer, [cell_loc, pin_loc])
def connect_vertical_side_pin(self, pin, xoffset): def connect_vertical_side_pin(self, pin, xoffset):
""" """
Used to connect vertical layers of pins to the top/bottom vertical straps Used to connect a pin to the left/right vertical straps
""" """
cell_loc = pin.center() cell_loc = pin.center()
pin_loc = vector(xoffset, cell_loc.y) pin_loc = vector(xoffset, cell_loc.y)