mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-29 01:24:39 +02:00
hard-code multi-delay stages
This commit is contained in:
@@ -151,7 +151,7 @@ class control_logic_delay(design.design):
|
||||
debug.check(OPTS.delay_chain_stages % 2,
|
||||
"Must use odd number of delay chain stages for inverting delay chain.")
|
||||
self.multi_delay_chain=factory.create(module_type = "multi_delay_chain",
|
||||
fanout_list = OPTS.delay_chain_stages * [ OPTS.delay_chain_fanout_per_stage ],
|
||||
fanout_list = 14 * [ OPTS.delay_chain_fanout_per_stage ],
|
||||
pinout_list = [1, 6, 7, 14]) # TODO: generate this list programatically
|
||||
|
||||
# not being used
|
||||
|
||||
Reference in New Issue
Block a user