mirror of https://github.com/VLSIDA/OpenRAM.git
Remove extra well tap to save area.
This commit is contained in:
parent
f17d661e3a
commit
772fbd6f96
|
|
@ -32,7 +32,7 @@ class pand2(pgate.pgate):
|
|||
def create_modules(self):
|
||||
self.nand = factory.create(module_type="pnand2",
|
||||
height=self.height,
|
||||
add_wells=self.add_wells)
|
||||
add_wells=False)
|
||||
|
||||
self.inv = factory.create(module_type="pdriver",
|
||||
size_list=[self.size],
|
||||
|
|
|
|||
Loading…
Reference in New Issue