luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Only do one extract. Flatten transistors since bug fixed in magic.

This commit is contained in:
mrg 2022-06-08 14:23:50 -07:00
parent 910bcf9df3
commit 76bc4e1fc2
1 changed files with 5 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
compiler/verify/magic.py
View File

@ -96,7 +96,7 @@ def write_drc_script(cell_name, gds_name, extract, final_verification, output_pa
f.write("gds warning default\n") f.write("gds warning default\n")
# Flatten the transistors # Flatten the transistors
# Bug in Netgen 1.5.194 when using this... # Bug in Netgen 1.5.194 when using this...
#f.write("gds flatglob *_?mos_m*\n") f.write("gds flatglob *_?mos_m*\n")
# These two options are temporarily disabled until Tim fixes a bug in magic related # These two options are temporarily disabled until Tim fixes a bug in magic related
# to flattening channel routes and vias (hierarchy with no devices in it). Otherwise, # to flattening channel routes and vias (hierarchy with no devices in it). Otherwise,
# they appear to be disconnected. # they appear to be disconnected.
@ -119,11 +119,12 @@ def write_drc_script(cell_name, gds_name, extract, final_verification, output_pa
pre = "#" pre = "#"
else: else:
pre = "" pre = ""
if final_verification and OPTS.route_supplies:
f.write(pre + "extract unique all\n")
# Hack to work around unit scales in SkyWater # Hack to work around unit scales in SkyWater
if OPTS.tech_name=="sky130": if OPTS.tech_name=="sky130":
f.write(pre + "extract style ngspice(si)\n") f.write(pre + "extract style ngspice(si)\n")
if final_verification and OPTS.route_supplies:
f.write(pre + "extract unique all\n")
else:
f.write(pre + "extract all\n") f.write(pre + "extract all\n")
f.write(pre + "select top cell\n") f.write(pre + "select top cell\n")
f.write(pre + "feedback why\n") f.write(pre + "feedback why\n")