luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Syntax error

This commit is contained in:
mrg 2020-04-08 17:04:50 -07:00
parent cddfaa0dc8
commit 745450fadc
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
compiler/pgates/pnand3.py
View File

@ -12,6 +12,7 @@ from tech import drc, parameter, spice
from vector import vector from vector import vector
import logical_effort import logical_effort
from sram_factory import factory from sram_factory import factory
from globals import OPTS
class pnand3(pgate.pgate): class pnand3(pgate.pgate):
@ -226,7 +227,7 @@ class pnand3(pgate.pgate):
if OPTS.tech_name == "s8": if OPTS.tech_name == "s8":
self.inputA_yoffset = self.inputB_yoffset + 1.15 * m1_pitch self.inputA_yoffset = self.inputB_yoffset + 1.15 * m1_pitch
else: else:
self.inputA_yoffset = self.inputB_yoffset + 1.12 * m1_pitch self.inputA_yoffset = self.inputB_yoffset + 1.12 * m1_pitch
self.route_input_gate(self.pmos1_inst, self.route_input_gate(self.pmos1_inst,
self.nmos1_inst, self.nmos1_inst,
self.inputA_yoffset, self.inputA_yoffset,