luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'master' of https://github.com/mguthaus/OpenRAM into multiport

This commit is contained in:
Michael Timothy Grimes 2018-02-11 16:47:53 -08:00
parent ce83b67350 d62da44329
commit 72fc92ad95
3 changed files with 10 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/hierarchy_layout.py
View File

@ -308,7 +308,7 @@ class layout(lef.lef):
path.path(obj=self,
layer=layer,
position_list=coordinates,
width=drc["minwidth_{}".format(layer)])
width=width)
def add_route(self, design, layers, coordinates):
"""Connects a routing path on given layer,coordinates,width. The

9
compiler/path.py
View File

@ -92,7 +92,8 @@ class path():
self.add_line(layer_name=self.layer_name,
length=abs(line_length),
offset=offset,
orientation="horizontal")
orientation="horizontal",
layer_width=self.layer_width)
# if we have y motion
elif pl[index][1] != pl[index + 1][1]:
line_length = pl[index + 1][1] - pl[index][1]
@ -104,15 +105,15 @@ class path():
self.add_line(layer_name=self.layer_name,
length=abs(line_length),
offset=offset,
orientation="vertical")
orientation="vertical",
layer_width=self.layer_width)
def add_line(self, layer_name, length, offset, orientation):
def add_line(self, layer_name, length, offset, orientation, layer_width):
"""
straight line object with layer_minwidth
(orientation: "vertical" or "horizontal") default is vertical
"""
layer_width = drc["minwidth_{0}".format(layer_name)]
width = layer_width
height = length

6
compiler/wire.py
View File

@ -83,7 +83,8 @@ class wire(path):
self.add_line(layer_name=self.horiz_layer_name,
length=abs(line_length),
offset=temp_offset,
orientation="horizontal")
orientation="horizontal",
layer_width=self.horiz_layer_width)
elif pl[index][1] != pl[index + 1][1]:
line_length = pl[index + 1][1] - pl[index][1]
temp_offset = [pl[index][0] - 0.5 * self.vert_layer_width,
@ -94,7 +95,8 @@ class wire(path):
self.add_line(layer_name=self.vert_layer_name,
length=abs(line_length),
offset=temp_offset,
orientation="vertical")
orientation="vertical",
layer_width=self.vert_layer_width)
def assert_node(self, A, B):
""" Check if the node movements are not big enough for the