luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix iteration bug with new type

This commit is contained in:
mrg 2020-11-20 17:33:15 -08:00
parent e134e07522
commit 718c327527
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/modules/replica_column.py
View File

@ -234,7 +234,7 @@ class replica_column(bitcell_base_array):
Excludes all bits except the replica cell (self.replica_bit). Excludes all bits except the replica cell (self.replica_bit).
""" """
for row, cell in self.cell_inst.items(): for row, cell in enumerate(self.cell_inst):
if row != self.replica_bit: if row != self.replica_bit:
self.graph_inst_exclude.add(cell) self.graph_inst_exclude.add(cell)