luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Mirror port 1 column decoder in X and Y

This commit is contained in:
Matt Guthaus 2018-11-15 15:26:59 -08:00
parent 347a68074c
commit 712b71c5ca
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/modules/bank.py
View File

@ -724,7 +724,7 @@ class bank(design.design):
for port in self.all_ports: for port in self.all_ports:
if port%2 == 1: if port%2 == 1:
mirror = "MY" mirror = "XY"
else: else:
mirror = "R0" mirror = "R0"
self.column_decoder_inst[port].place(offset=offsets[port], mirror=mirror) self.column_decoder_inst[port].place(offset=offsets[port], mirror=mirror)