luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-07 03:20:39 +02:00
Code Issues Packages Projects Releases Wiki Activity

Improvements to functional test. Now will read or write in a random sequence, using randomly generated words and addresses, and using random ports in the multiported cases. Functional test still has some bugs that are being worked out so it will sometimes fail and sometimes not fail.

Browse Source
This commit is contained in:
Michael Timothy Grimes
2018-10-08 06:34:36 -07:00
parent 7b4e001885
commit 6ef1a3c755
9 changed files with 217 additions and 420 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/base/design.py
+4 -4
View File
@@ -63,16 +63,16 @@ class design(hierarchy_design):
port_number = 0
for port in range(OPTS.num_rw_ports):
self.write_index.append("{}".format(port_number))
self.read_index.append("{}".format(port_number))
self.write_index.append(port_number)
self.read_index.append(port_number)
self.port_id.append("rw")
port_number += 1
for port in range(OPTS.num_w_ports):
self.write_index.append("{}".format(port_number))
self.write_index.append(port_number)
self.port_id.append("w")
port_number += 1
for port in range(OPTS.num_r_ports):
self.read_index.append("{}".format(port_number))
self.read_index.append(port_number)
self.port_id.append("r")
port_number += 1