mirror of https://github.com/VLSIDA/OpenRAM.git
updating debug messages in functional test
This commit is contained in:
parent
8a56dd2ac9
commit
6d83ebf50f
|
|
@ -97,13 +97,16 @@ class functional():
|
||||||
self.sp_read_value[port] = "0" + self.sp_read_value[port]
|
self.sp_read_value[port] = "0" + self.sp_read_value[port]
|
||||||
else:
|
else:
|
||||||
self.functional_fail = 1
|
self.functional_fail = 1
|
||||||
self.error ="FAILED: dout value ({}) does not fall within noise margins.".format(self.sp_read_value[port])
|
self.error ="FAILED: dout value {0} does not fall within noise margins <{1} or >{2}.".format(value,0.25*self.vdd_voltage,0.75*self.vdd_voltage)
|
||||||
|
|
||||||
if i < self.num_checks:
|
if i < self.num_checks:
|
||||||
self.read_values_over_test[i].append(self.sp_read_value[port])
|
self.read_values_over_test[i].append(self.sp_read_value[port])
|
||||||
else:
|
else:
|
||||||
self.read_values_test[i-self.num_checks].append(self.sp_read_value[port])
|
self.read_values_test[i-self.num_checks].append(self.sp_read_value[port])
|
||||||
|
|
||||||
|
if self.functional_fail:
|
||||||
|
return (self.functional_fail, self.error)
|
||||||
|
|
||||||
# Compare written values to read values
|
# Compare written values to read values
|
||||||
for i in range(self.num_checks):
|
for i in range(self.num_checks):
|
||||||
debug.info(1, "Stored Word - Overwrite Test: {}".format(self.stored_values_over_test[i]))
|
debug.info(1, "Stored Word - Overwrite Test: {}".format(self.stored_values_over_test[i]))
|
||||||
|
|
@ -147,7 +150,7 @@ class functional():
|
||||||
self.sp_read_value[port] = "0" + self.sp_read_value[port]
|
self.sp_read_value[port] = "0" + self.sp_read_value[port]
|
||||||
else:
|
else:
|
||||||
self.functional_fail = 1
|
self.functional_fail = 1
|
||||||
self.error ="FAILED: dout value ({}) does not fall within noise margins.".format(self.sp_read_value[port])
|
self.error ="FAILED: dout value {0} does not fall within noise margins <{1} or >{2}.".format(value,0.25*self.vdd_voltage,0.75*self.vdd_voltage)
|
||||||
|
|
||||||
if i < self.num_checks:
|
if i < self.num_checks:
|
||||||
self.read_values_multi_test[i][self.multi_addrs[i][port]] = self.sp_read_value[port]
|
self.read_values_multi_test[i][self.multi_addrs[i][port]] = self.sp_read_value[port]
|
||||||
|
|
@ -156,6 +159,9 @@ class functional():
|
||||||
else:
|
else:
|
||||||
self.read_values_test[i-2*self.num_checks].append(self.sp_read_value[port])
|
self.read_values_test[i-2*self.num_checks].append(self.sp_read_value[port])
|
||||||
|
|
||||||
|
if self.functional_fail:
|
||||||
|
return (self.functional_fail, self.error)
|
||||||
|
|
||||||
# Compare written values to read values
|
# Compare written values to read values
|
||||||
for i in range(self.num_checks):
|
for i in range(self.num_checks):
|
||||||
debug.info(1, "Stored Words - Multi Test (addr:word): {}".format(self.stored_values_multi_test[i]))
|
debug.info(1, "Stored Words - Multi Test (addr:word): {}".format(self.stored_values_multi_test[i]))
|
||||||
|
|
|
||||||
|
|
@ -36,24 +36,9 @@ class psram_func_test(openram_test):
|
||||||
num_words=16,
|
num_words=16,
|
||||||
num_banks=1)
|
num_banks=1)
|
||||||
c.words_per_row=1
|
c.words_per_row=1
|
||||||
"""
|
|
||||||
OPTS.num_rw_ports = 1
|
OPTS.num_rw_ports = 1
|
||||||
OPTS.num_w_ports = 0
|
OPTS.num_w_ports = 2
|
||||||
OPTS.num_r_ports = 0
|
|
||||||
|
|
||||||
debug.info(1, "Functional test for 1bit, 16word SRAM, with 1 bank. Multiport with {}RW {}W {}R.".format(OPTS.num_rw_ports, OPTS.num_w_ports, OPTS.num_r_ports))
|
|
||||||
s = sram(c, name="sram1")
|
|
||||||
|
|
||||||
tempspice = OPTS.openram_temp + "temp.sp"
|
|
||||||
s.sp_write(tempspice)
|
|
||||||
|
|
||||||
corner = (OPTS.process_corners[0], OPTS.supply_voltages[0], OPTS.temperatures[0])
|
|
||||||
f = functional(s.s, tempspice, corner)
|
|
||||||
f.run()
|
|
||||||
|
|
||||||
"""
|
|
||||||
OPTS.num_rw_ports = 1
|
|
||||||
OPTS.num_w_ports = 1
|
|
||||||
OPTS.num_r_ports = 2
|
OPTS.num_r_ports = 2
|
||||||
|
|
||||||
debug.info(1, "Functional test for 1bit, 16word SRAM, with 1 bank. Multiport with {}RW {}W {}R.".format(OPTS.num_rw_ports, OPTS.num_w_ports, OPTS.num_r_ports))
|
debug.info(1, "Functional test for 1bit, 16word SRAM, with 1 bank. Multiport with {}RW {}W {}R.".format(OPTS.num_rw_ports, OPTS.num_w_ports, OPTS.num_r_ports))
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue