luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix missing tech name in path to spice models. Rename models to p,n.

This commit is contained in:
mguthaus 2018-02-12 10:24:15 -08:00
parent a12ebeed9f
commit 6bf4190dde
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
technology/scn3me_subm/models/nom/nmos.sp
View File

@ -5,7 +5,7 @@
* models from MOSIS or SCN3ME * models from MOSIS or SCN3ME
********************************************* *********************************************
.MODEL NFET NMOS (LEVEL=3 VTO=0.669845 KP=113.7771E-6 .MODEL n NMOS (LEVEL=4 VTO=0.669845 KP=113.7771E-6
+ NSUB=6E16 U0=458 VFB=-0.851 GAMMA=0.5705 TOX=13.9n + NSUB=6E16 U0=458 VFB=-0.851 GAMMA=0.5705 TOX=13.9n
+ TNOM=27) + TNOM=27)

2
technology/scn3me_subm/models/nom/pmos.sp
View File

@ -5,7 +5,7 @@
* models from MOSIS or SCN3ME * models from MOSIS or SCN3ME
********************************************* *********************************************
.MODEL PFET PMOS (LEVEL=3 VTO=-0.921340 KP=366.0244-6 .MODEL p PMOS (LEVEL=4 VTO=-0.921340 KP=366.0244-6
+ NSUB=6E16 U0=212 VFB=0.395 GAMMA=0.2370 TOX=13.9n + NSUB=6E16 U0=212 VFB=0.395 GAMMA=0.2370 TOX=13.9n
+ TNOM=27) + TNOM=27)

2
technology/setup_scripts/setup_openram_scn3me_subm.py
View File

@ -30,7 +30,7 @@ os.environ["DRCLVS_HOME"] = DRCLVS_HOME
# try: # try:
# SPICE_MODEL_DIR = os.path.abspath(os.environ.get("SPICE_MODEL_DIR")) # SPICE_MODEL_DIR = os.path.abspath(os.environ.get("SPICE_MODEL_DIR"))
# except: # except:
os.environ["SPICE_MODEL_DIR"] = OPENRAM_TECH+"/models" os.environ["SPICE_MODEL_DIR"] = "{0}/{1}/models".format(OPENRAM_TECH, TECHNOLOGY)
########################## ##########################
# Paths required for OPENRAM to function # Paths required for OPENRAM to function