luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-04 08:44:12 +02:00
Code Issues Packages Projects Releases Wiki Activity

Add conservative well spacing between library FF and our pgates.

Browse Source
This commit is contained in:
mrg
2020-02-10 19:28:30 +00:00
parent f7915ec55e
commit 6bf33a980f
2 changed files with 15 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/dff_buf.py
+7 -3
View File
@@ -49,10 +49,11 @@ class dff_buf(design.design):
self.create_instances()
def create_layout(self):
self.width = self.dff.width + self.inv1.width + self.inv2.width
self.place_instances()
self.width = self.inv2_inst.rx()
self.height = self.dff.height
self.place_instances()
self.route_wires()
self.add_layout_pins()
self.add_boundary()
@@ -100,7 +101,10 @@ class dff_buf(design.design):
self.dff_inst.place(vector(0,0))
# Add INV1 to the right
self.inv1_inst.place(vector(self.dff_inst.rx(),0))
well_spacing = max(self.nwell_space,
self.pwell_space,
self.pwell_to_nwell)
self.inv1_inst.place(vector(self.dff_inst.rx() + well_spacing + self.well_extend_active,0))
# Add INV2 to the right
self.inv2_inst.place(vector(self.inv1_inst.rx(),0))