luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Use default bitcell name if one isn't provided. 

Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
This commit is contained in:
Tim 'mithro' Ansell 2020-10-31 16:08:01 -07:00
parent 5c1250191c
commit 6514bcb4c1
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
compiler/bitcells/bitcell.py
View File

@ -36,6 +36,9 @@ class bitcell(bitcell_base.bitcell_base):
storage_nets = ['Q', 'Q_bar'] storage_nets = ['Q', 'Q_bar']
def __init__(self, name=""): def __init__(self, name=""):
if not name:
name = self.name
bitcell_base.bitcell_base.__init__(self, name) bitcell_base.bitcell_base.__init__(self, name)
debug.info(2, "Create bitcell") debug.info(2, "Create bitcell")