luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

make porting md more accurate post some updates

This commit is contained in:
Rahul Bhagwat 2026-07-19 00:55:29 +05:30
parent c4e94f25d3
commit 64cd3b708f
No known key found for this signature in database
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
PORTING.md
View File

@ -1,7 +1,7 @@
# Porting to a New Technology # Porting to a New Technology
If you want to support a new technology, you will need to create: If you want to support a new technology, you will need to create:
+ a setup script for each technology you want to use + a setup script (`<technology>/__init__.py`) for each technology you want to use
+ a technology directory for each technology with the base cells + a technology directory for each technology with the base cells
We provide two technology examples for [SCMOS] and [FreePDK45]. Each We provide two technology examples for [SCMOS] and [FreePDK45]. Each
@ -15,7 +15,7 @@ specific technology (e.g., [FreePDK45]) should be a subdirectory
* `replica\_cell\_1rw.gds` * `replica\_cell\_1rw.gds`
* `dummy\_cell\_1rw.gds` * `dummy\_cell\_1rw.gds`
* `sp_lib` folder with all the `.sp` (premade) library netlists for the above cells. * `sp_lib` folder with all the `.sp` (premade) library netlists for the above cells.
* `layers.map` * `layers.map` (for workflows using Calibre verification otherwise inlined into tech.py)
* A valid tech Python module (tech directory with `__init__.py` and `tech.py`) with: * A valid tech Python module (tech directory with `__init__.py` and `tech.py`) with:
* References in tech.py to spice models * References in tech.py to spice models
* DRC/LVS rules needed for dynamic cells and routing * DRC/LVS rules needed for dynamic cells and routing