luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-05 01:01:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

stable, but incomplete flaskless table gen rewrite

Browse Source
This commit is contained in:
Jesse Cirimelli-Low
2019-01-08 18:54:20 -08:00
parent 19a986c35c
commit 6033cc604d
2 changed files with 28 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/datasheet/datasheet.py
+3 -2
View File
@@ -1,3 +1,4 @@
from table_gen import *
from flask_table import *
from operating_conditions import *
from characterization_corners import *
@@ -63,8 +64,8 @@ class datasheet():
self.html += '<p style="font-size: 18px;font-family: Trebuchet MS, Arial, Helvetica, sans-serif;">'+ 'Git commit id: ' + str(self.git_id) + '</p>'
self.html +='<p style="font-size: 26px;font-family: Trebuchet MS, Arial, Helvetica, sans-serif;">Ports and Configuration (DEBUG)</p>'
self.html += in_out(self.io,table_id='data').__html__().replace('&lt;','<').replace('&#34;','"').replace('&gt;',">")
#self.html += in_out(self.io,table_id='data').__html__().replace('&lt;','<').replace('&#34;','"').replace('&gt;',">")
self.html += self.io_table.to_html()
# for row in self.io_table.rows:
# print(row)