mirror of https://github.com/VLSIDA/OpenRAM.git
Turned write_mask_array into write_mask_and_array with flip flops from sram_base
This commit is contained in:
parent
917a69723f
commit
5f37067da7
|
|
@ -14,7 +14,7 @@ from vector import vector
|
||||||
from globals import OPTS
|
from globals import OPTS
|
||||||
|
|
||||||
|
|
||||||
class write_mask_array(design.design):
|
class write_mask_and_array(design.design):
|
||||||
"""
|
"""
|
||||||
Array of tristate drivers to write to the bitlines through the column mux.
|
Array of tristate drivers to write to the bitlines through the column mux.
|
||||||
Dynamically generated write driver array of all bitlines.
|
Dynamically generated write driver array of all bitlines.
|
||||||
|
|
@ -40,7 +40,7 @@ class write_mask_array(design.design):
|
||||||
def create_netlist(self):
|
def create_netlist(self):
|
||||||
self.add_modules()
|
self.add_modules()
|
||||||
self.add_pins()
|
self.add_pins()
|
||||||
self.create_write_mask_array()
|
# self.create_write_mask_array()
|
||||||
self.create_and2_array()
|
self.create_and2_array()
|
||||||
|
|
||||||
|
|
||||||
|
|
@ -67,7 +67,7 @@ class write_mask_array(design.design):
|
||||||
|
|
||||||
def add_modules(self):
|
def add_modules(self):
|
||||||
self.wmask = factory.create(module_type="dff_buf")
|
self.wmask = factory.create(module_type="dff_buf")
|
||||||
self.add_mod(self.wmask)
|
#self.add_mod(self.wmask)
|
||||||
dff_height = self.wmask.height
|
dff_height = self.wmask.height
|
||||||
|
|
||||||
self.and2 = factory.create(module_type="pand2",
|
self.and2 = factory.create(module_type="pand2",
|
||||||
|
|
@ -76,17 +76,17 @@ class write_mask_array(design.design):
|
||||||
self.add_mod(self.and2)
|
self.add_mod(self.and2)
|
||||||
|
|
||||||
|
|
||||||
def create_write_mask_array(self):
|
# def create_write_mask_array(self):
|
||||||
self.wmask_insts = {}
|
# self.wmask_insts = {}
|
||||||
for bit in range(self.num_wmask):
|
# for bit in range(self.num_wmask):
|
||||||
name = "write_mask_{}".format(bit)
|
# name = "write_mask_{}".format(bit)
|
||||||
self.wmask_insts[bit] = self.add_inst(name=name,
|
# self.wmask_insts[bit] = self.add_inst(name=name,
|
||||||
mod=self.wmask)
|
# mod=self.wmask)
|
||||||
|
#
|
||||||
self.connect_inst(["wmask_{}".format(bit),
|
# self.connect_inst(["wmask_{}".format(bit),
|
||||||
"bank_wmask_{}".format(bit),
|
# "bank_wmask_{}".format(bit),
|
||||||
"bank_wmask_bar_{}".format(bit),
|
# "bank_wmask_bar_{}".format(bit),
|
||||||
"clk", "vdd", "gnd"])
|
# "clk", "vdd", "gnd"])
|
||||||
|
|
||||||
def create_and2_array(self):
|
def create_and2_array(self):
|
||||||
self.and2_insts = {}
|
self.and2_insts = {}
|
||||||
Loading…
Reference in New Issue